期刊文献+
共找到7篇文章
< 1 >
每页显示 20 50 100
Five modified boundary scan adaptive test generation algorithms 被引量:1
1
作者 Niu Chunping Ren Zheping Yao Zongzhong 《Journal of Systems Engineering and Electronics》 SCIE EI CSCD 2006年第4期760-763,768,共5页
To study the diagnostic problem of Wire-OR (W-O) interconnect fault of PCB (Printed Circuit Board), five modified boundary scan adaptive algorithms for interconnect test are put forward. These algorithms apply Glo... To study the diagnostic problem of Wire-OR (W-O) interconnect fault of PCB (Printed Circuit Board), five modified boundary scan adaptive algorithms for interconnect test are put forward. These algorithms apply Global-diagnosis sequence algorithm to replace the equal weight algorithm of primary test, and the test time is shortened without changing the fault diagnostic capability. The descriptions of five modified adaptive test algorithms are presented, and the capability comparison between the modified algorithm and the original algorithm is made to prove the validity of these algorithms. 展开更多
关键词 boundary scan adaptive test interconnect test algorithm.
下载PDF
TEST OF BOARD-LEVEL BOUNDARY SCAN INTEGRITY
2
作者 臧春华 《Transactions of Nanjing University of Aeronautics and Astronautics》 EI 1998年第2期121-127,共7页
The IEEE Standard 1149.1 boundary scan (BS) implementation provides the internal access required for testing the digital printed circuit board (PCB). However, the integrity of the boundary scan test infrastructure sh... The IEEE Standard 1149.1 boundary scan (BS) implementation provides the internal access required for testing the digital printed circuit board (PCB). However, the integrity of the boundary scan test infrastructure should be tested first to guarantee the validation of the results of the rest functional test and diagnosis. This paper describes the fault models and test principles of the BS test access port (TAP) lines on PCBs. A test algorithm with high fault coverage and short time is then presented for the PCB on which all ICs are BS ones. 展开更多
关键词 fault detection digital integrated circuits test circuits boundary scan design board test
下载PDF
Research of Board-Level BIT Technology Based on Boundary-Scan Architecture
3
作者 付瑞平 程红 贺益辉 《Journal of China University of Mining and Technology》 2001年第2期188-191,共4页
The boundary scan architecture and its basic principle of board level built in test(BIT) technology are presented. A design for board level built in test and the method to implement test tool are brought forward.
关键词 boundary scan architecture board level built in test test technology design for testability fault diagnosis
下载PDF
Characteristic test of analog integrated circuit frequency
4
作者 薛冰 曹健 《Journal of Measurement Science and Instrumentation》 CAS 2014年第3期12-15,共4页
This paper presents an analog circuit built-in-test (BIT) structure based on boundary scan and realizes the BI'I. It predigests the test process and improves the test precision by taking the rectangular pulse as st... This paper presents an analog circuit built-in-test (BIT) structure based on boundary scan and realizes the BI'I. It predigests the test process and improves the test precision by taking the rectangular pulse as stimulator and analog switch as auxiliary bridge. The experiment of uA741 shows that the design is feasible. Compared with the traditional test method, it is better regarding reliability and measurability of the analog circuit system. 展开更多
关键词 rectangular pulse analog circuit built-in-test (BIT) boundary scan
下载PDF
Research on Network Security Algorithm based on ZigBee Technology
5
作者 XiaoleiWu 《International Journal of Technology Management》 2014年第8期164-166,共3页
Paper study the MAC layer security mechanism and data frame structure in ZigBee protocol, improve the algorithm for random Fuzzing test technology, and test method of attack fusion boundary, structure of Fuzzing and t... Paper study the MAC layer security mechanism and data frame structure in ZigBee protocol, improve the algorithm for random Fuzzing test technology, and test method of attack fusion boundary, structure of Fuzzing and the node clone, proposed a ZigBee routing protocol for the MAC layer security comprehensive detection algorithm. Fuzzing test show that the testing algorithm can not only greatly improve the test efficiency in Fuzzing, more than the structure of Fuzzing is increased by 50% in path coverage. 展开更多
关键词 ZigBee protocol Fuzzing test boundary scan test
下载PDF
Fast Multi-Pattern Matching Algorithm on Compressed Network Traffic 被引量:2
6
作者 Hao Peng Jianxin Li +1 位作者 Bo Li M.Hassan Arif 《China Communications》 SCIE CSCD 2016年第5期141-150,共10页
Pattern matching is a fundamental approach to detect malicious behaviors and information over Internet, which has been gradually used in high-speed network traffic analysis. However, there is a performance bottleneck ... Pattern matching is a fundamental approach to detect malicious behaviors and information over Internet, which has been gradually used in high-speed network traffic analysis. However, there is a performance bottleneck for multi-pattern matching on online compressed network traffic(CNT), this is because malicious and intrusion codes are often embedded into compressed network traffic. In this paper, we propose an online fast and multi-pattern matching algorithm on compressed network traffic(FMMCN). FMMCN employs two types of jumping, i.e. jumping during sliding window and a string jump scanning strategy to skip unnecessary compressed bytes. Moreover, FMMCN has the ability to efficiently process multiple large volume of networks such as HTTP traffic, vehicles traffic, and other Internet-based services. The experimental results show that FMMCN can ignore more than 89.5% of bytes, and its maximum speed reaches 176.470MB/s in a midrange switches device, which is faster than the current fastest algorithm ACCH by almost 73.15 MB/s. 展开更多
关键词 compressed network traffic network security multiple pattern matching skip scanning depth of boundary
下载PDF
嵌入式微处理器的调试技术 被引量:1
7
作者 施亮 《科技视界》 2013年第8期42-45,58,共5页
本文先介绍了数码复合机中嵌入式微处理器Quatro4110的JTAG接口标准,其次着重分析了TAP(TEST ACCESS PORT)和BOUNDARY-SCAN架构,最后阐述了引入到数码复合机的Quatro4110嵌入式微处理器的JTAG应用调试技术。
关键词 嵌入式微处理器 JTAG TAP boundaryscan
下载PDF
上一页 1 下一页 到第
使用帮助 返回顶部