Design of Multi-Valued Logic Circuit Using Carbon Nano Tube Field Transistors

The design of a three-input logic circuit using carbon nanotube field effect transistors(CNTFETs)is presented.Ternary logic must be an exact replacement for dual logic since it performs straightforwardly in digital devices,which is why this design is so popular,and it also reduces chip area,both of which are examples of circuit overheads.The proposed module we have investigated is a triple-logic-based one,based on advanced technology CNTFETs and an emphasis on minimizing delay times at various values,as well as comparisons of the design working with various load capacitances.Comparing the proposed design with the existing design,the delay times was reduced from 66.32 to 16.41 ps,i.e.,a 75.26%reduction.However,the power dissipation was not optimized,and increased by 1.44%compared to the existing adder.The number of transistors was also reduced,and the product of power and delay(P∗D)achieved a value of 0.0498053 fJ.An improvement at 1 V was also achieved.A load capacitance(fF)was measured at different values,and the average delay measured for different values of capacitance had a maximum of 83.60 ps and a minimum of 22.54 ps,with a range of 61.06 ps.The power dissipations ranged from a minimum of 3.38μW to a maximum of 6.49μW.Based on these results,the use of this CNTFET half-adder design in multiple Boolean circuits will be a useful addition to circuit design.

Alignment of Nanoscale Single-Walled Carbon Nanotubes Strands

Depositing single-walled carbon nanotubes(SWNTs) with controllable density, pattern and orientation on electrodes presents a challenge in today's research. Here, we report a novel solvent evaporation method to align SWNTs in patterns having nanoscale width and micronscale length. SWNTs suspension has been introduced dropwise onto photoresist resin microchannels; and the capillary force can stretch and align SWNTs into strands with nanoscale width in the microchannels. Then these narrow and long aligned SWNTs patterns were successfully transferred to a pair of gold electrodes with different gaps to fabricate carbon nanotube field-effect transistor(CNTFET). Moreover, the electrical performance of the CNTFET show that the SWNTs strands can bridge different gaps and fabricate good electrical performance CNTFET with ON/OFF ratio around 106. This result suggests a promising and simple strategy for assembling well-aligned SWNTs into CNTFET device with good electrical performance.

Fabrication of single-walled carbon nanotube-based highly sensitive gas sensors

A highly sensitive single-walled carbon nanotube(SWCNT)-based ammonia(NH3) gas detector is manufactured by orderly assembling SWCNT using the dielectrophoretical(DEP) technology.Atom force microscopy(AFM) and scanning electron microscopy(SEM) images revealed that SWCNTs were assembled between the microelectrodes.SWCNTs were affected by the electrophoretic force which was carried out by the related theoretical analysis in a nonuniform electric field.The SWCNT field effect transistors geometry was obtained.The electrical performance of NH3 gas sensor with the SWCNT field effect transistors geometry was tested before and after the adoption of NH3 at room temperature.Experimental results indicated that the efficient assembly of SWCNT was obtained by the applied alternating current voltage with frequency of 2 MHz and amplitude of 10 V.The SWCNTs-based gas sensor had high sensitivity to NH3,and the electrical conductance of NH3 gas sensor reduced two times after interaction with NH3.The SWCNTs surface gas molecules were removed by means of ultraviolet ray irradiation for 10 min.Hence,the fabricated NH3 gas sensor could be reversible.There is a clear evidence that the adsorption of NH3 on the SWCNT channel is easy to be realized.Our theoretical results are consistent with recent experiments.

Comparative Performance Evaluation of Large FPGAs with CNFET-and CMOS-based Switches in Nanoscale

Routing resources are the major bottlenecks in improving the performance and power consumption of the current FPGAs. Recently reported researches have shown that carbon nanotube field effect transistors(CNFETs) have considerable potentials for improving the delay and power consumption of the modern FPGAs. In this paper, hybrid CNFET-CMOS architecture is presented for FPGAs and then this architecture is evaluated to be used in modern FPGAs. In addition, we have designed and parameterized the CNFET-based FPGA switches and calibrated them for being utilized in FPGAs at 45 nm, 22 nm and 16 nm technology nodes.Simulation results show that the CNFET-based FPGA switches improve the current FPGAs in terms of performance, power consumption and immunity to process and temperature variations. Simulation results and analyses also demonstrate that the performance of the FPGAs is improved about 30%, on average and the average and leakage power consumptions are reduced more than 6% and 98% respectively when the CNFET switches are used instead of MOSFET FPGA switches. Moreover, this technique leads to more than 20.31%smaller area. It is worth mentioning that the advantages of CNFET-based FPGAs are more considerable when the size of FPGAs grows and also when the technology node becomes smaller.