By using the pulsed laser single event effect facility and electro-static discharge （ESD） test system, the characteristics of the ＂high current＂, relation with external stimulus and relevance to impacted modes of ...By using the pulsed laser single event effect facility and electro-static discharge （ESD） test system, the characteristics of the ＂high current＂, relation with external stimulus and relevance to impacted modes of single event latch-up （SEL） and transient-induced latch-up （TLU） are studied, respectively, for a 12-bit complementary metal--oxide semiconductor （CMOS） analog-to-digital converter. Furthermore, the sameness and difference in physical mechanism between ＂high current＂ induced by SEL and that by TLU are disclosed in this paper. The results show that the minority carrier diffusion in the PNPN structure of the CMOS device which initiates the active parasitic NPN and PNP transistors is the common reason for the ＂high current＂ induced by SEL and for that by TLU, However, for SEL, the minority carder diffusion is induced by the ionizing radiation, and an underdamped sinusoidal voltage on the supply node （the ground node） is the cause of the minority carrier diffusion for TLU.展开更多
The latch-up effect induced by high-power microwave（HPM） in complementary metal–oxide–semiconductor（CMOS） inverter is investigated in simulation and theory in this paper. The physical mechanisms of excess carrie...The latch-up effect induced by high-power microwave（HPM） in complementary metal–oxide–semiconductor（CMOS） inverter is investigated in simulation and theory in this paper. The physical mechanisms of excess carrier injection and HPM-induced latch-up are proposed. Analysis on upset characteristic under pulsed wave reveals increasing susceptibility under shorter-width pulsed wave which satisfies experimental data, and the dependence of upset threshold on pulse repetitive frequency（PRF） is believed to be due to the accumulation of excess carriers. Moreover, the trend that HPMinduced latch-up is more likely to happen in shallow-well device is proposed.Finally, the process of self-recovery which is ever-reported in experiment with its correlation with supply voltage and power level is elaborated, and the conclusions are consistent with reported experimental results.展开更多
Considering the phenomenon of Latch-up in CMOS device,some patterns of manifestation about Latch-up in electronic system are analyzed with three actual circuits,meanwhile the correlative solving methods are also provi...Considering the phenomenon of Latch-up in CMOS device,some patterns of manifestation about Latch-up in electronic system are analyzed with three actual circuits,meanwhile the correlative solving methods are also provided. To avoid Latch-up,some general principles are proposed. The analyzing and solving processes derived from practical system design are verified simple and ef-fective in large number of products,and to some extend have general reference value in anti-latch-up design of application systems.展开更多
The temperature dependence of the latch-up effects in a CMOS inverter based on 0.5 μm technology caused by high power microwave （HPM） is studied. The malfunction and power supply current characteristics are reveale...The temperature dependence of the latch-up effects in a CMOS inverter based on 0.5 μm technology caused by high power microwave （HPM） is studied. The malfunction and power supply current characteristics are revealed and adopted as the latch-up criteria. The thermal effect is shown and analyzed in detail. CMOS in- verters operating at high ambient temperature are confirmed to be more susceptible to HPM, which is verified by experimental results from previous literature. Besides the dependence of the latch-up triggering power P on the ambient temperature T follows the power-law equation P = ATβ. Meanwhile, the ever reported latch-up delay time characteristic is interpreted to be affected by the temperature distribution. In addition, it is found that the power threshold increases with the decrease in pulse width but the degree of change with a certain pulse width is constant at different ambient temperatures. Also, the energy absorbed to cause latch-up at a certain temperature is basically sustained at a constant value.展开更多
The low snapback holding voltage of the SCR-LDMOS device makes it susceptible to latch-up failure,when used in power-rail ESD（electro-static discharge） clamp circuits.In order to eliminate latch-up risk,this work pr...The low snapback holding voltage of the SCR-LDMOS device makes it susceptible to latch-up failure,when used in power-rail ESD（electro-static discharge） clamp circuits.In order to eliminate latch-up risk,this work presents a novel SCR-LDMOS structure with an N-type implantation layer to achieve a 17 V holding voltage and a 5.2 A second breakdown current.The device has been validated using TLP measurement analysis and is applied to a power-rail ESD clamp in half-bridge driver ICs.展开更多
This paper presents experimental results of transient gamma irradiation effects on two kinds of circuits.One is a two-stage circuit consisting of a bipolar power device L7805CV and a bulk complementary metal-oxide-sem...This paper presents experimental results of transient gamma irradiation effects on two kinds of circuits.One is a two-stage circuit consisting of a bipolar power device L7805CV and a bulk complementary metal-oxide-semiconductor(CMOS) device IDT6116,the other is a two-stage circuit consisting of a bipolar power device L7805CV and the equivalent circuit of the parasitic P-N-P-N structure in bulk CMOS devices.The results show that the L7805CV's output interruption after transient irradiation can prevent latch-up from occurring on the second stage circuit.The demanded minimum interruption duration to avoid latch-up varies with dose rate,and this is confirmed by the experimental results.展开更多
基金Project supported by the National Natural Science Foundation of China(Grant No.41304148)
文摘By using the pulsed laser single event effect facility and electro-static discharge （ESD） test system, the characteristics of the ＂high current＂, relation with external stimulus and relevance to impacted modes of single event latch-up （SEL） and transient-induced latch-up （TLU） are studied, respectively, for a 12-bit complementary metal--oxide semiconductor （CMOS） analog-to-digital converter. Furthermore, the sameness and difference in physical mechanism between ＂high current＂ induced by SEL and that by TLU are disclosed in this paper. The results show that the minority carrier diffusion in the PNPN structure of the CMOS device which initiates the active parasitic NPN and PNP transistors is the common reason for the ＂high current＂ induced by SEL and for that by TLU, However, for SEL, the minority carder diffusion is induced by the ionizing radiation, and an underdamped sinusoidal voltage on the supply node （the ground node） is the cause of the minority carrier diffusion for TLU.
基金Project supported by the Open Fund of Key Laboratory of Complex Electromagnetic Environment Science and Technology,China Academy of Engineering Physics(Grant No.2015-0214.XY.K)
文摘The latch-up effect induced by high-power microwave（HPM） in complementary metal–oxide–semiconductor（CMOS） inverter is investigated in simulation and theory in this paper. The physical mechanisms of excess carrier injection and HPM-induced latch-up are proposed. Analysis on upset characteristic under pulsed wave reveals increasing susceptibility under shorter-width pulsed wave which satisfies experimental data, and the dependence of upset threshold on pulse repetitive frequency（PRF） is believed to be due to the accumulation of excess carriers. Moreover, the trend that HPMinduced latch-up is more likely to happen in shallow-well device is proposed.Finally, the process of self-recovery which is ever-reported in experiment with its correlation with supply voltage and power level is elaborated, and the conclusions are consistent with reported experimental results.
基金Scientific Research Fund of Zhejiang Provincial Education Department. Project name:Research and Design on Network Communication Controller for Fiber Cable TV.Project number:20061473.
文摘Considering the phenomenon of Latch-up in CMOS device,some patterns of manifestation about Latch-up in electronic system are analyzed with three actual circuits,meanwhile the correlative solving methods are also provided. To avoid Latch-up,some general principles are proposed. The analyzing and solving processes derived from practical system design are verified simple and ef-fective in large number of products,and to some extend have general reference value in anti-latch-up design of application systems.
基金Project supported by the National Natural Science Foundation of China(No.60776034)the State Key Development Program for Basic Research of China(No.2014CC339900)
文摘The temperature dependence of the latch-up effects in a CMOS inverter based on 0.5 μm technology caused by high power microwave （HPM） is studied. The malfunction and power supply current characteristics are revealed and adopted as the latch-up criteria. The thermal effect is shown and analyzed in detail. CMOS in- verters operating at high ambient temperature are confirmed to be more susceptible to HPM, which is verified by experimental results from previous literature. Besides the dependence of the latch-up triggering power P on the ambient temperature T follows the power-law equation P = ATβ. Meanwhile, the ever reported latch-up delay time characteristic is interpreted to be affected by the temperature distribution. In addition, it is found that the power threshold increases with the decrease in pulse width but the degree of change with a certain pulse width is constant at different ambient temperatures. Also, the energy absorbed to cause latch-up at a certain temperature is basically sustained at a constant value.
基金Project supported by the Natural Science Foundation of Jiangsu Province (No.BK2011059)the Program for New Century Excellent Talent in University (No.NCET-10-0331)
文摘The low snapback holding voltage of the SCR-LDMOS device makes it susceptible to latch-up failure,when used in power-rail ESD（electro-static discharge） clamp circuits.In order to eliminate latch-up risk,this work presents a novel SCR-LDMOS structure with an N-type implantation layer to achieve a 17 V holding voltage and a 5.2 A second breakdown current.The device has been validated using TLP measurement analysis and is applied to a power-rail ESD clamp in half-bridge driver ICs.
文摘This paper presents experimental results of transient gamma irradiation effects on two kinds of circuits.One is a two-stage circuit consisting of a bipolar power device L7805CV and a bulk complementary metal-oxide-semiconductor(CMOS) device IDT6116,the other is a two-stage circuit consisting of a bipolar power device L7805CV and the equivalent circuit of the parasitic P-N-P-N structure in bulk CMOS devices.The results show that the L7805CV's output interruption after transient irradiation can prevent latch-up from occurring on the second stage circuit.The demanded minimum interruption duration to avoid latch-up varies with dose rate,and this is confirmed by the experimental results.
