期刊文献+
共找到2篇文章
< 1 >
每页显示 20 50 100
PRODUCT MODELING AND PROCESS PLANNING WITHIN CONCURRENT ENGINEERING ENVIRONMENT
1
作者 Tang Renzhong(Zhejiang University) 《Chinese Journal of Mechanical Engineering》 SCIE EI CAS CSCD 1996年第4期265-270,共2页
A prodouct modeling and a process planning that are two essential basses of realizing concurrent engineering are investigated , a logical modeling technique , grammar representation scheme of technology knowledge and... A prodouct modeling and a process planning that are two essential basses of realizing concurrent engineering are investigated , a logical modeling technique , grammar representation scheme of technology knowledge and architecture of expert system for process planning within con- current engineering environment are proposed. They have been utilized in a real reaserch project. 展开更多
关键词 Concurrent engineering Logical modeling process planning Representation of technology knowledge
全文增补中
KNOWLEDGE PROCESS ANALYSIS:FRAMEWORK AND EXPERIENCE
2
作者 Kozo SUGIYAMA Bertolt MEYER 《Journal of Systems Science and Systems Engineering》 SCIE EI CSCD 2008年第1期86-108,共23页
We present a step-by-step approach for constructing a framework for knowledge process analysis (KPA). We intend to apply this framework to the analysis of own research projects in an exploratory way and elaborate it... We present a step-by-step approach for constructing a framework for knowledge process analysis (KPA). We intend to apply this framework to the analysis of own research projects in an exploratory way and elaborate it through the accumulation of case studies. This study is based on a methodology consisting of knowledge process modeling, primitives synthesis, and reflective verification. We describe details of the methodology and present the results of case studies: a novel methodology, a practical work guide, and a tool for KPA; insights for improving future research projects and education; and the integration of existing knowledge creation theories. 展开更多
关键词 knowledge process analysis knowledge process modeling primitives synthesis reflective verification
原文传递
上一页 1 下一页 到第
使用帮助 返回顶部