A12-Bit 40-MS/s pipelined analog-to-digital converter （ADC） incorporates a front-end RC constant matching technique and a set of front-end timing with different duty cycle that are beneficial for enhancing linearity...A12-Bit 40-MS/s pipelined analog-to-digital converter （ADC） incorporates a front-end RC constant matching technique and a set of front-end timing with different duty cycle that are beneficial for enhancing linearity in SHA-less architecture without tedious verification in back-end layout simulation. Employing SHA-less, opampsharing and low-power opamps for low dissipation and low cost, designed in 0.13μm CMOS technology, the prototype digitizes a 10.2-MHz input with 78.2-dB of spurious free dynamic range, 60.5-dB of signal-to-noise- and-distortion ratio, and -75.5-dB of total harmonic distortion （the first 5 harmonics included） while consuming 15.6-mW from a 1.2-V supply.展开更多
A 14-bit 100-MS/s pipelined analog-to-digital converter（ADC） without dedicated front-end sampleand-hold amplifier（SHA） is presented. In addition to elaborate matching of the sampling network in the first stage,a b...A 14-bit 100-MS/s pipelined analog-to-digital converter（ADC） without dedicated front-end sampleand-hold amplifier（SHA） is presented. In addition to elaborate matching of the sampling network in the first stage,a background offset cancellation circuit is proposed in this paper to suppress the offset of the comparators in the first-stage sub-ADC, which ensures the overall offset does not exceed the correction range of the built-in redundant structure. Fabricated in a 0.18- m CMOS technology, the presented ADC occupies a chip area of 12 mm2, and consumes 237 mW from a 1.8-V power supply. Measurement results with a 30.1-MHz input sine wave under a sampling rate of 100 MS/s show that the ADC achieves a 71-d B signal-to-noise and distortion ratio（SNDR）,an 85.4-d B spurious-free dynamic range（SFDR）, a maximum differential nonlinearity（DNL） of 0.22 LSB and a maximum integral nonlinearity（INL） of 1.4 LSB.展开更多
A novel fully differential high speed high resolution low offset CMOS dynamic comparator has been implemented in the SMIC 0.18 μm process used for a sample-and-hold amplifier （SHA）-less pipelined analog-to-digital ...A novel fully differential high speed high resolution low offset CMOS dynamic comparator has been implemented in the SMIC 0.18 μm process used for a sample-and-hold amplifier （SHA）-less pipelined analog-to-digital converters （ADC）. Based on the analysis and optimization between delay time and offset, an enhanced reset architecture with transmission gate was introduced to speed up the comparison and reset procedure. Four inputs with two cross coupled differential pairs, reconstituted bias circuit for tail current transistor and common centroid layouts make the comparator more robust against mismatch and process variations. The simulation results demonstrate that the proposed design achieves 1 mV sensitivity at 2.2 GHz sampling rate with a power consumption of 510 μW, while the mean offset voltage is equal to 10.244 mV.展开更多
A new design technique for merging the front-end sample-and-hold amplifier（SHA） into the first multiplying digital-to-analog converter（MDAC） is presented.For reducing the aperture error in the first stage of the p...A new design technique for merging the front-end sample-and-hold amplifier（SHA） into the first multiplying digital-to-analog converter（MDAC） is presented.For reducing the aperture error in the first stage of the pipelined ADC,a symmetrical structure is used in a flash ADC and MDAC.Furthermore,a variable resistor tuning network is placed at the flash input to compensate for different cutoff frequencies of the input impedances of the flash and MDAC.The circuit also has a clear clock phase in the MDAC and separate sampling capacitors in the flash ADC to eliminate the nonlinear charge kickback to the input signal.The proposed circuit,designed using ASMC 0.35-μm BiCMOS technology,occupies an area of 1.4 x 9 mm^2 and is used as the front-end stage in a 14-bit 125-MS/s pipelined ADC.After the trim circuit is enabled,the measured signal-to-noise ratio is improved from 71.5 to 73.6 dB and the spurious free dynamic range is improved from 80.5 to 83.1 dB with a 30.8 MHz input. The maximum input frequency is up to 150 MHz without steep performance degradations.展开更多
文章基于40 nm CMOS工艺设计一款12 Bit 1 GS/s射频采样的无采样保持放大电路的流水线ADC。首级采用了开关电容比较器结构提高了无采样保持放大电路带来的输入到Sub-ADC和MDAC采样通路的匹配度。后级Sub-ADC中采用对参考电压的预采样技...文章基于40 nm CMOS工艺设计一款12 Bit 1 GS/s射频采样的无采样保持放大电路的流水线ADC。首级采用了开关电容比较器结构提高了无采样保持放大电路带来的输入到Sub-ADC和MDAC采样通路的匹配度。后级Sub-ADC中采用对参考电压的预采样技术,缓解了后级比较器的压力。另外,首级处理3.5位量化精度,且理想级间增益为4,进一步缓解了首级MDAC对运放线性度、增益误差、输出信号电压摆幅的要求。采用高带宽高线性度的运放结构简化了模拟设计以及数字校准的复杂度。采样频率1 GHz,输入信号频率455 MHz,差分满摆幅1.2 V的情况下,经校准后ADC有效位数达到11.2位,信噪比70 d B,无杂散动态范围82 d B,总功耗约220 m W。展开更多
This paper presents a 10-bit 20 MS/s pipelined Analog-to-Digital Converter(ADC)using op amp sharing approach and removing Sample and Hold Amplifier(SHA)or SHA-less technique to reach the goal of low-power consumption....This paper presents a 10-bit 20 MS/s pipelined Analog-to-Digital Converter(ADC)using op amp sharing approach and removing Sample and Hold Amplifier(SHA)or SHA-less technique to reach the goal of low-power consumption.This design was fabricated in TSMC 0.18 μm 1P6M CMOS technology.Measurement results show at supply voltage of 1.8 V,a SFDR of 42.46 dB,a SNDR of 39.45 dB,an ENOB of 6.26,and a THD of 41.82 dB are at 1 MHz sinusoidal signal input.In addition,the DNL and INL are 1.4 LSB and 3.23 LSB respectively.The power consumption is 28.8 mW.The core area is 0.595 mm2 and the chip area including pads is 1.468 mm2.展开更多
This paper presents a 10bit 5MS/s pipelined analog-to-digital converter(ADC)for single carrier power line communication transceiver.It's a low-power method by using switched op amp technique,and proposes the switc...This paper presents a 10bit 5MS/s pipelined analog-to-digital converter(ADC)for single carrier power line communication transceiver.It's a low-power method by using switched op amp technique,and proposes the switch capacitor(SC)bias circuitry to solve the startup issue of the current bias.Two common-mode feedback networks are employed to solve the problem of common-mode stability.Removes the sample and hold circuitry(SHA)to further reduce power consumption.Simulation result shows that the proposed ADC achieves 9.6 ENOB,75.8dB SFDR.The power consumption is 0.6 mA for 1.8V supply voltage. Index Terms:Pipelined ADC;switched op amp;switch capacitor bias;展开更多
A new loading-balanced architecture for high speed and low power consumption pipeline analog-todigital converter（ADC） is presented in this paper. The proposed ADC uses SHA-less, op-amp and capacitor-sharing techniqu...A new loading-balanced architecture for high speed and low power consumption pipeline analog-todigital converter（ADC） is presented in this paper. The proposed ADC uses SHA-less, op-amp and capacitor-sharing technique, capacitor-scaling scheme to reduce the die area and power consumption. A new capacitor-sharing scheme was proposed to cancel the extra reset phase of the feedback capacitors. The non-standard inter-stage gain increases the feedback factor of the first stage and makes it equal to the second stage, by which, the load capacitor of op-amp shared by the first and second stages is balanced. As for the fourth stage, the capacitor and op-amp no longer scale down. From the system＇s point of view, all load capacitors of the shared OTAs are balanced by employing a loadingbalanced architecture. The die area and power consumption are optimized maximally. The ADC is implemented in a 0.18 μm 1P6M CMOS technology, and occupies a die area of 1.2×1.2 mm^2. The measurement results show a 55.58 dB signal-to-noise-and-distortion ratio（SNDR） and 62.97 dB spurious-free dynamic range（SFDR） with a 25 MHz input operating at a 200 MS/s sampling rate. The proposed ADC consumes 115 m W at 200 MS/s from a 1.8 V supply.展开更多
A 16-bit 170 MS/s pipelined ADC implemented in 0.18 m CMOS process is presented in this paper. An improved digital calibration method and a linearized sampling front-end are employed to achieve a high SFDR. The enlarg...A 16-bit 170 MS/s pipelined ADC implemented in 0.18 m CMOS process is presented in this paper. An improved digital calibration method and a linearized sampling front-end are employed to achieve a high SFDR. The enlarged full scale range makes it possible to obtain a high SNR with smaller sampling capacitors, thus achieving higher speed and low power. This ADC attains an SNR of 77.2 d BFS, an SFDR of 97.6 d Bc for a 10 MHz input signal, while preserving an SFDR 〉 80 d Bc up to 300 MHz input frequency. The ADC consumes 430 mW from a1.8 V supply and occupies a 17 mm^2 active area.展开更多
This paper demonstrates a 14-bit 100-MS/s pipelined analog-to-digital converter（ADC） in 0.18μm CMOS process with a 1.8 V supply voltage.A fast foreground digital calibration mechanism is employed to correct capacit...This paper demonstrates a 14-bit 100-MS/s pipelined analog-to-digital converter（ADC） in 0.18μm CMOS process with a 1.8 V supply voltage.A fast foreground digital calibration mechanism is employed to correct capacitor mismatches.The ADC implements an SHA-less 3-bit front-end to reduce the size of the sampled capacitor. The presented ADC achieves a 70.02 dB signal-to-noise distortion ratio（SNDR） and an 87.5 dB spurious-free dynamic range（SFDR） with a 30.7 MHz input signal,while maintaining over 66 dB SNDR and 76 dB SFDR up to 200 MHz input.The power consumption is 543 mW and a total die area of 3 x 4 mm2 is occupied.展开更多
基金Project supported by the National High Technology Research and Development Program of China(No.2008AA010702)
文摘A12-Bit 40-MS/s pipelined analog-to-digital converter （ADC） incorporates a front-end RC constant matching technique and a set of front-end timing with different duty cycle that are beneficial for enhancing linearity in SHA-less architecture without tedious verification in back-end layout simulation. Employing SHA-less, opampsharing and low-power opamps for low dissipation and low cost, designed in 0.13μm CMOS technology, the prototype digitizes a 10.2-MHz input with 78.2-dB of spurious free dynamic range, 60.5-dB of signal-to-noise- and-distortion ratio, and -75.5-dB of total harmonic distortion （the first 5 harmonics included） while consuming 15.6-mW from a 1.2-V supply.
基金Project supported by the National Natural Science Foundation of China(No.61474092)
文摘A 14-bit 100-MS/s pipelined analog-to-digital converter（ADC） without dedicated front-end sampleand-hold amplifier（SHA） is presented. In addition to elaborate matching of the sampling network in the first stage,a background offset cancellation circuit is proposed in this paper to suppress the offset of the comparators in the first-stage sub-ADC, which ensures the overall offset does not exceed the correction range of the built-in redundant structure. Fabricated in a 0.18- m CMOS technology, the presented ADC occupies a chip area of 12 mm2, and consumes 237 mW from a 1.8-V power supply. Measurement results with a 30.1-MHz input sine wave under a sampling rate of 100 MS/s show that the ADC achieves a 71-d B signal-to-noise and distortion ratio（SNDR）,an 85.4-d B spurious-free dynamic range（SFDR）, a maximum differential nonlinearity（DNL） of 0.22 LSB and a maximum integral nonlinearity（INL） of 1.4 LSB.
基金supported by the National Natural Science Foundation of China(Nos.61234002,61006028)the National High-Tech Program of China(Nos.2012AA012302,2013AA014103)the PhD Programs Foundation of Ministry of Education of China(No.20120203110017)
文摘A novel fully differential high speed high resolution low offset CMOS dynamic comparator has been implemented in the SMIC 0.18 μm process used for a sample-and-hold amplifier （SHA）-less pipelined analog-to-digital converters （ADC）. Based on the analysis and optimization between delay time and offset, an enhanced reset architecture with transmission gate was introduced to speed up the comparison and reset procedure. Four inputs with two cross coupled differential pairs, reconstituted bias circuit for tail current transistor and common centroid layouts make the comparator more robust against mismatch and process variations. The simulation results demonstrate that the proposed design achieves 1 mV sensitivity at 2.2 GHz sampling rate with a power consumption of 510 μW, while the mean offset voltage is equal to 10.244 mV.
基金supported by the National Natural Science Foundation of China(Nos.60725415,60971066,61006028,61006028)the National High-Tech R&D Program of China(No.2009AA01Z258)the Shaanxi Special Major Technological Innovation Program(No. 2009ZKC02-11 )
文摘A new design technique for merging the front-end sample-and-hold amplifier（SHA） into the first multiplying digital-to-analog converter（MDAC） is presented.For reducing the aperture error in the first stage of the pipelined ADC,a symmetrical structure is used in a flash ADC and MDAC.Furthermore,a variable resistor tuning network is placed at the flash input to compensate for different cutoff frequencies of the input impedances of the flash and MDAC.The circuit also has a clear clock phase in the MDAC and separate sampling capacitors in the flash ADC to eliminate the nonlinear charge kickback to the input signal.The proposed circuit,designed using ASMC 0.35-μm BiCMOS technology,occupies an area of 1.4 x 9 mm^2 and is used as the front-end stage in a 14-bit 125-MS/s pipelined ADC.After the trim circuit is enabled,the measured signal-to-noise ratio is improved from 71.5 to 73.6 dB and the spurious free dynamic range is improved from 80.5 to 83.1 dB with a 30.8 MHz input. The maximum input frequency is up to 150 MHz without steep performance degradations.
文摘文章基于40 nm CMOS工艺设计一款12 Bit 1 GS/s射频采样的无采样保持放大电路的流水线ADC。首级采用了开关电容比较器结构提高了无采样保持放大电路带来的输入到Sub-ADC和MDAC采样通路的匹配度。后级Sub-ADC中采用对参考电压的预采样技术,缓解了后级比较器的压力。另外,首级处理3.5位量化精度,且理想级间增益为4,进一步缓解了首级MDAC对运放线性度、增益误差、输出信号电压摆幅的要求。采用高带宽高线性度的运放结构简化了模拟设计以及数字校准的复杂度。采样频率1 GHz,输入信号频率455 MHz,差分满摆幅1.2 V的情况下,经校准后ADC有效位数达到11.2位,信噪比70 d B,无杂散动态范围82 d B,总功耗约220 m W。
基金provided by National Chip Implementation Center(CIC)
文摘This paper presents a 10-bit 20 MS/s pipelined Analog-to-Digital Converter(ADC)using op amp sharing approach and removing Sample and Hold Amplifier(SHA)or SHA-less technique to reach the goal of low-power consumption.This design was fabricated in TSMC 0.18 μm 1P6M CMOS technology.Measurement results show at supply voltage of 1.8 V,a SFDR of 42.46 dB,a SNDR of 39.45 dB,an ENOB of 6.26,and a THD of 41.82 dB are at 1 MHz sinusoidal signal input.In addition,the DNL and INL are 1.4 LSB and 3.23 LSB respectively.The power consumption is 28.8 mW.The core area is 0.595 mm2 and the chip area including pads is 1.468 mm2.
文摘This paper presents a 10bit 5MS/s pipelined analog-to-digital converter(ADC)for single carrier power line communication transceiver.It's a low-power method by using switched op amp technique,and proposes the switch capacitor(SC)bias circuitry to solve the startup issue of the current bias.Two common-mode feedback networks are employed to solve the problem of common-mode stability.Removes the sample and hold circuitry(SHA)to further reduce power consumption.Simulation result shows that the proposed ADC achieves 9.6 ENOB,75.8dB SFDR.The power consumption is 0.6 mA for 1.8V supply voltage. Index Terms:Pipelined ADC;switched op amp;switch capacitor bias;
文摘A new loading-balanced architecture for high speed and low power consumption pipeline analog-todigital converter（ADC） is presented in this paper. The proposed ADC uses SHA-less, op-amp and capacitor-sharing technique, capacitor-scaling scheme to reduce the die area and power consumption. A new capacitor-sharing scheme was proposed to cancel the extra reset phase of the feedback capacitors. The non-standard inter-stage gain increases the feedback factor of the first stage and makes it equal to the second stage, by which, the load capacitor of op-amp shared by the first and second stages is balanced. As for the fourth stage, the capacitor and op-amp no longer scale down. From the system＇s point of view, all load capacitors of the shared OTAs are balanced by employing a loadingbalanced architecture. The die area and power consumption are optimized maximally. The ADC is implemented in a 0.18 μm 1P6M CMOS technology, and occupies a die area of 1.2×1.2 mm^2. The measurement results show a 55.58 dB signal-to-noise-and-distortion ratio（SNDR） and 62.97 dB spurious-free dynamic range（SFDR） with a 25 MHz input operating at a 200 MS/s sampling rate. The proposed ADC consumes 115 m W at 200 MS/s from a 1.8 V supply.
基金Project supported by the National Science and Technology Major Project(No.2009ZX01034-002-001-016)
文摘A 16-bit 170 MS/s pipelined ADC implemented in 0.18 m CMOS process is presented in this paper. An improved digital calibration method and a linearized sampling front-end are employed to achieve a high SFDR. The enlarged full scale range makes it possible to obtain a high SNR with smaller sampling capacitors, thus achieving higher speed and low power. This ADC attains an SNR of 77.2 d BFS, an SFDR of 97.6 d Bc for a 10 MHz input signal, while preserving an SFDR 〉 80 d Bc up to 300 MHz input frequency. The ADC consumes 430 mW from a1.8 V supply and occupies a 17 mm^2 active area.
基金supported by the Integrated Circuits Program from Shanghai Science and Technology Committee(No.11511505000)
文摘This paper demonstrates a 14-bit 100-MS/s pipelined analog-to-digital converter（ADC） in 0.18μm CMOS process with a 1.8 V supply voltage.A fast foreground digital calibration mechanism is employed to correct capacitor mismatches.The ADC implements an SHA-less 3-bit front-end to reduce the size of the sampled capacitor. The presented ADC achieves a 70.02 dB signal-to-noise distortion ratio（SNDR） and an 87.5 dB spurious-free dynamic range（SFDR） with a 30.7 MHz input signal,while maintaining over 66 dB SNDR and 76 dB SFDR up to 200 MHz input.The power consumption is 543 mW and a total die area of 3 x 4 mm2 is occupied.
