期刊文献+
共找到1篇文章
< 1 >
每页显示 20 50 100
Embedding Binary Tree in VLSI/WSI Processor Array
1
作者 陈宗汉 《Journal of Computer Science & Technology》 SCIE EI CSCD 1996年第3期326-336,共11页
Many reconfiguration schemes for fault-tolerant binary tree architectures have been proposed in the lite..t.re[1-6]. The VLSI layouts of most previous studies are based on the classical H-tree layout, resulting in low... Many reconfiguration schemes for fault-tolerant binary tree architectures have been proposed in the lite..t.re[1-6]. The VLSI layouts of most previous studies are based on the classical H-tree layout, resulting in low area utilization and likely an unnecessarily high manufacturing cost simply due to the waste of a significaot portion of silicon area. In this paper, we present an area-efficient approach to the reconfigurable binary tree architecture. Area utilization and interconnection complexity of our design compare favorably with the other known approaches. In the reliability analysis, we take ioto arcount the faCt that accepted chips (after fabrication) are with dmereot degrees of redundancy initially, so as to obtain results which better reflect real situations. 展开更多
关键词 PRO PI Embedding Binary Tree in vlsi/WSI processor array
原文传递
上一页 1 下一页 到第
使用帮助 返回顶部