期刊文献+
共找到1篇文章
< 1 >
每页显示 20 50 100
Analysis and impact of process variability on performance of junctionless double gate VeSFET
1
作者 T.Chaudhary G.Khanna 《Journal of Semiconductors》 EI CAS CSCD 2017年第10期63-69,共7页
This paper presents an in-depth analysis of junctionless double gate vertical slit FET(JLDG VeSFET)device under process variability.It has been observed that junctionless FETs(JLDG VeSFET) are significantly less s... This paper presents an in-depth analysis of junctionless double gate vertical slit FET(JLDG VeSFET)device under process variability.It has been observed that junctionless FETs(JLDG VeSFET) are significantly less sensitive to many process parameter variations due to their inherent device structure and geometric properties.Sensitivity analysis reveals that the slit width,oxide thickness,radius of the device,gate length and channel doping concentration imperceptibly affect the device performance of JLDG VeSFET in terms of variation in threshold voltage,on current,off current and subthreshold slope(Ssub) as compared to its junction based counterpart i.e.MOSFET,because various short channel effects are well controlled in this device.The maximum variation in off current for JLDG VeSFET due to variation in different devices parameters is 5.6% whereas this variation is 38.8% for the MOS junction based device.However,variation in doping concentration in the channel region displays a small deviation in the threshold voltage and on current characteristics of the MOSFET device as compared to JL DG VeSFET. 展开更多
关键词 JLDG vesfet process variation sensitivity SCALING short channel effects oxide thickness channel thickness threshold voltage
原文传递
上一页 1 下一页 到第
使用帮助 返回顶部