期刊文献+
共找到2篇文章
< 1 >
每页显示 20 50 100
A Shared Buffer Memory ATM Access Switch 被引量:1
1
作者 YuHao ZhuXinning 《The Journal of China Universities of Posts and Telecommunications》 EI CSCD 1998年第1期34-38,43,共6页
This paper proposes a Shared Buffer Memory ATM Access Switch . The switches have significant benefits over Crossbar or Bus Based switches because its output buffer memories are shared by all the switch output ports an... This paper proposes a Shared Buffer Memory ATM Access Switch . The switches have significant benefits over Crossbar or Bus Based switches because its output buffer memories are shared by all the switch output ports and are allotted to one particular output port as the occasion demands. As Buffer allocation schemes in the ATM Switches is Partial Sharing, it is trade-off between Complete Sharing and Dedicated Allocation. In addition, the queuing structures used in the shared memory are independent of both the data path through the switch and the cell scheduling mechanism. The method for queue management is simple and effective. 展开更多
关键词 ATM switch shared buffer memory partial sharing queue management
原文传递
Next High Performance and Low Power Flash Memory Package Structure
2
作者 Jung-Hoon Lee 《Journal of Computer Science & Technology》 SCIE EI CSCD 2007年第4期515-520,共6页
In general, NAND flash memory has advantages in low power consumption, storage capacity, and fast erase/write performance in contrast to NOR flash. But, main drawback of the NAND flash memory is the slow access time f... In general, NAND flash memory has advantages in low power consumption, storage capacity, and fast erase/write performance in contrast to NOR flash. But, main drawback of the NAND flash memory is the slow access time for random read operations. Therefore, we proposed the new NAND flash memory package for overcoming this major drawback. We present a high performance and low power NAND flash memory system with a dual cache memory. The proposed NAND flash package consists of two parts, i.e., an NAND flash memory module, and a dual cache module. The new NAND flash memory system can achieve dramatically higher performance and lower power consumption compared with any conventionM NAND-type flash memory module. Our results show that the proposed system can reduce about 78% of write operations into the flash memory cell and about 70% of read operations from the flash memory cell by using only additional 3KB cache space. This value represents high potential to achieve low power consumption and high performance gain. 展开更多
关键词 flash memory NAND-type NOR-type memory localities buffer or cache memory
原文传递
上一页 1 下一页 到第
使用帮助 返回顶部