期刊文献+
共找到1篇文章
< 1 >
每页显示 20 50 100
Power Efficient Sub-Array in Reconfigurable VLSI Meshes
1
作者 Ji-Gang Wu Thambipillai Srikanthan 《Journal of Computer Science & Technology》 SCIE EI CSCD 2005年第5期647-653,共7页
Given an m × n mesh-connected VLSI array with some faulty elements, the reconfiguration problem is to find a maximum-sized fault-free sub-array under the row and column rerouting scheme. This problem has already ... Given an m × n mesh-connected VLSI array with some faulty elements, the reconfiguration problem is to find a maximum-sized fault-free sub-array under the row and column rerouting scheme. This problem has already been shown to be NP-complete. In this paper, new techniques are proposed, based on heuristic strategy, to minimize the number of switches required for the power efficient sub-array. Our algorithm shows that notable improvements in the reduction of the number of long interconnects could be realized in linear time and without sacrificing on the size of the sub-array. Simulations based on several random and clustered fault scenarios clearly reveal the superiority of the proposed techniques. 展开更多
关键词 degradable vlsi mesh reconfiguration heuristic algorithm fault-tolerance np-complete
原文传递
上一页 1 下一页 到第
使用帮助 返回顶部