期刊文献+
共找到7篇文章
< 1 >
每页显示 20 50 100
CMOS Phase and Quadrature Pulsed Differential Oscillators Coupled through Microstrip Delay-Lines
1
作者 Francesco Stilgenbauer Stefano Perticaroli Fabrizio Palma 《Circuits and Systems》 2014年第8期181-190,共10页
An innovative solution to design phase and quadrature pulsed coupled oscillators systems through electromagnetic waveguides is described in this paper. Each oscillator is constituted by an LC differential resonator re... An innovative solution to design phase and quadrature pulsed coupled oscillators systems through electromagnetic waveguides is described in this paper. Each oscillator is constituted by an LC differential resonator refilled through a couple of current pulse generator circuits. The phase and quadrature coupling between the two differential oscillators is achieved using delayed replicas of generated fundamentals from a resonator as driving signal of pulse generator injecting in the other resonator. The delayed replicas are obtained by microstrip-based delay-lines. A 2.4 - 2.5 GHz VCO has been implemented in a 150 nm RF CMOS process. Simulations showed at 1 MHz offset a phase noise of -139.9 dBc/Hz and a FOM of -189.1 dB. 展开更多
关键词 Voltage Controlled OSCILLATOR MICROSTRIP delay-line PHASE and QUADRATURE PHASE Noise
下载PDF
Mitigating Time Interval Error (TIE) in High-Speed Baseband Digital Transports: Design for Delay Compensation at Baseband Infrastructure of Smart-Phones Using Fractal Dispersive Delay-Lines
2
作者 Perambur S. Neelakanta Aziz U. Noori 《Circuits and Systems》 2014年第5期115-123,共9页
A major concern in modern smart-phones and hand-held devices is a way of mitigating the time interval error (TIE) perceived at high-speed digital transits along the traces of the circuit-board (rigid and or flexible) ... A major concern in modern smart-phones and hand-held devices is a way of mitigating the time interval error (TIE) perceived at high-speed digital transits along the traces of the circuit-board (rigid and or flexible) used in baseband infrastructures. Indicated here is a way of adopting a planar fractal inductor configuration to improvise the necessary time-delay in the transits of digital signal phase jitter and reduce the TIE. This paper addresses systematic design considerations on fractal inductor geometry commensurate with practical aspects of its implementation as delaylines in the high-speed digital transports at the baseband operations of smart-phone infrastructures. Experimental results obtained from a test module are presented to illustrate the efficacy of the design and acceptable delay performance of the test structure commensurate with the digital transports of interest. 展开更多
关键词 Time-Interval ERROR Smart-Phones FRACTAL Inductors delay-lines Insert
下载PDF
Study of a multi-wire proportional chamber with a cathode strip and delay-line readout 被引量:1
3
作者 韩丽英 李奇特 +2 位作者 葛愉成 刘洪涛 叶沿林 《Chinese Physics C》 SCIE CAS CSCD 2009年第5期364-368,共5页
The design principle for a multi-wire proportional chamber with a cathode strip and delay-line readout is described. A prototype chamber of a size of 10 cm×10 cm was made together with the readout electronics cir... The design principle for a multi-wire proportional chamber with a cathode strip and delay-line readout is described. A prototype chamber of a size of 10 cm×10 cm was made together with the readout electronics circuit. A very clean signal with very low background noise was obtained by applying a transformer between the delay-line and the pre-amplifier in order to match the resistance. Along the anode wire direction a position resolution of less than 0.5 mm was achieved with a ^55Fe-5.9 keV X ray source. The simple structure, large effective area and high position resolution allow the application of a gas chamber of this kind to many purposes. 展开更多
关键词 multi-wire proportional chamber delay-line readout cathode strip position resolution
原文传递
Numerical Analysis of Electrically Tunable Delay-Line with an SSB Modulator
4
作者 Tetsuya Kawanishi Masayuki Izutsu 《光学学报》 EI CAS CSCD 北大核心 2003年第S1期619-620,共2页
By using an optical system simulator, we investigated the tunable delay-line with an optical SSB modulator and an optical fiber loop, where the delay can be controlled by the electric signal fed to the modulator.
关键词 SSB be of Numerical Analysis of Electrically Tunable delay-line with an SSB Modulator were FBG LINE into with
原文传递
An X-ray imaging device based on a GEM detector with delay-line readout
5
作者 周意 李澄 +1 位作者 孙勇杰 邵明 《Chinese Physics C》 SCIE CAS CSCD 2010年第1期78-82,共5页
An X-ray imaging device based on a triple-GEM (Gas Electron Multiplier) detector, a fast delay-line circuit with 700 MHz cut-off frequency and two dimensional readout strips with 150 μm width on the top and 250 μm... An X-ray imaging device based on a triple-GEM (Gas Electron Multiplier) detector, a fast delay-line circuit with 700 MHz cut-off frequency and two dimensional readout strips with 150 μm width on the top and 250 μm width on the bottom, is designed and tested. The localization information is derived from the propagation time of the induced signals on the readout strips. This device has a good spatial resolution of 150 μm and works stably at an intensity of 105 Hz/mm2 with 8 keV X-rays. 展开更多
关键词 delay-line readout gas electron multiplier (GEM) X-ray imaging
原文传递
基于MEMS开关的可调实时延时器设计
6
作者 史泽民 高旭东 +1 位作者 吴倩楠 李孟委 《微电子学》 CAS 北大核心 2023年第1期128-133,共6页
为了有效解决相控阵雷达/天线瞬时带宽小、孔径效应严重、功耗大等问题,将射频MEMS开关引入实时可调延时器结构中,设计了一种基于射频MEMS开关的实时可调延时器。通过MEMS双掷开关选择具有不同电长度的延时路径,在DC~20 GHz内实现了5位... 为了有效解决相控阵雷达/天线瞬时带宽小、孔径效应严重、功耗大等问题,将射频MEMS开关引入实时可调延时器结构中,设计了一种基于射频MEMS开关的实时可调延时器。通过MEMS双掷开关选择具有不同电长度的延时路径,在DC~20 GHz内实现了5位的射频信号延时。利用HFSS三维电磁仿真软件对延时单元的几何参数进行仿真优化,得到5个可切换延时状态的延时量,分别为64.76 ps,101.46 ps,137.97 ps,174.61 ps,210.98 ps,延时步进为36.5 ps,整体面积约为5 mm^(2)。与其他实时可调延时器相比,该实时可调延时器具有多可控位数、大延时带宽积、高集成度等优点。 展开更多
关键词 微机电系统开关 可调实时延时器 实时延时线 群时延
下载PDF
A sub-millimeter spatial resolution achieved by a large sized glass RPC 被引量:3
7
作者 李奇特 叶沿林 +3 位作者 纪玮 文超 刘洪涛 葛愉成 《Chinese Physics C》 SCIE CAS CSCD 2013年第1期76-79,共4页
Three large sized glass resistive plate chambers (RPCs) are built and applied to measure the spatial resolution of the detector. The readout strips are collected to a LC delay-line and the time difference is used to... Three large sized glass resistive plate chambers (RPCs) are built and applied to measure the spatial resolution of the detector. The readout strips are collected to a LC delay-line and the time difference is used to determine the position. Cosmic rays are triggered by a set of two scintillation counters and the coincidently measured positions from the three RPCs are used to deduce the position uncertainty. In average a spatial resolution of 0.90 mm (FWHM) is obtained for a single RPC, with a good uniformity across the detection area. This result suggests that large sized glass RPC operating in the avalanche mode is a promising candidate for the muon tomography detection system. 展开更多
关键词 RPC spatial resolution cosmic ray delay-line
原文传递
上一页 1 下一页 到第
使用帮助 返回顶部