期刊文献+
共找到2篇文章
< 1 >
每页显示 20 50 100
Design of digital control DC voltage source based on AT89C52 MCU
1
作者 Wang wei 《International Journal of Technology Management》 2013年第1期107-108,共2页
the system to DC voltage source as the core, AT89C52 MCU as the main controller, the output voltage to set the DC power supply through the keyboard, with a step function voltage to reality, the actual output value. Th... the system to DC voltage source as the core, AT89C52 MCU as the main controller, the output voltage to set the DC power supply through the keyboard, with a step function voltage to reality, the actual output value. This design is divided into four modules: SCM control and display module, digital to analog (D/A) conversion module, a constant voltage source module, output module. MCU control module as the core, the input signal is converted to digital quantity output; constant current source module voltage D/A conversion to analog conversion into constant pressure through a constant voltage circuit. The system has good reliability, high precision. 展开更多
关键词 digital voltage source AT89C52 DAC0832 constant current source
下载PDF
A programmable gain amplifier with digitally assisted DC offset calibration for a direct-conversion WLAN receiver 被引量:1
2
作者 姚小城 龚正 石寅 《Journal of Semiconductors》 EI CAS CSCD 2012年第11期90-94,共5页
This paper presents a programmable gain amplifier(PGA) circuit with a digitally assisted DC offset cancellation(DCOC) scheme for a direct conversion WLAN receiver.Implemented in a standard 0.13-μm CMOS process,th... This paper presents a programmable gain amplifier(PGA) circuit with a digitally assisted DC offset cancellation(DCOC) scheme for a direct conversion WLAN receiver.Implemented in a standard 0.13-μm CMOS process,the PGA occupies 0.39 mm2 die area and dissipates 6.5 mW power from a 1.2 V power supply.By using a single loop single digital-to-analog converter(DAC) mixed signal DC offset cancellation topology,the minimum DCOC settling time achieved is as short as 1.6μs with the PGA gain ranging from -8 to 54 dB in a 2 dB step.The DCOC loop utilizes a segmented DAC structure to lower the design complexity without sacrificing accuracy and a digital control algorithm to dynamically set the DCOC loop to fast or normal response mode,making the PGA circuit in compliance with the targeted WLAN specifications. 展开更多
关键词 direct conversion receiver digital assisted DC offset cancellation segmented current mode digital-to-analog converter settling time
原文传递
上一页 1 下一页 到第
使用帮助 返回顶部