期刊文献+
共找到2篇文章
< 1 >
每页显示 20 50 100
Organic field-effect transistor floating-gate memory using polysilicon as charge trapping layer
1
作者 张文婷 王粉霞 +2 位作者 李玉苗 郭小星 杨建红 《Chinese Physics B》 SCIE EI CAS CSCD 2019年第8期282-286,共5页
In this study,we present an organic field-effect transistor floating-gate memory using polysilicon(poly-Si)as a charge trapping layer.The memory device is fabricated on a N^+-Si/SiO2 substrate.Poly-Si,polymethylmethac... In this study,we present an organic field-effect transistor floating-gate memory using polysilicon(poly-Si)as a charge trapping layer.The memory device is fabricated on a N^+-Si/SiO2 substrate.Poly-Si,polymethylmethacrylate,and pentacene are used as a floating-gate layer,tunneling layer,and active layer,respectively.The device shows bidirectional storage characteristics under the action of programming/erasing(P/E)operation due to the supplied electrons and holes in the channel and the bidirectional charge trapping characteristic of the poly-Si floating-gate.The carrier mobility and switching current ratio(Ion/Ioff ratio)of the device with a tunneling layer thickness of 85 nm are 0.01 cm^2·V^-1·s^-1 and 102,respectively.A large memory window of 9.28 V can be obtained under a P/E voltage of±60 V. 展开更多
关键词 organic floating-gate MEMORY POLYSILICON floating-gate MEMORY WINDOW
下载PDF
Reliability of High Speed Ultra Low Voltage Differential CMOS Logic
2
作者 Omid Mirmotahari Yngvar Berg 《Circuits and Systems》 2015年第5期121-135,共15页
In this paper, we present a solution to the ultra low voltage inverter by adding a keeper transistor in order to make the semi-floating-gate more stable and to reduce the current dissipation. Moreover, we also present... In this paper, we present a solution to the ultra low voltage inverter by adding a keeper transistor in order to make the semi-floating-gate more stable and to reduce the current dissipation. Moreover, we also present a differential ULV inverter and elaborate on the reliability and fault tolerance of the gate. The differential ULV gate compared to both a former ULV gate and standard CMOS are given. The results are obtained through Monte-Carlo simulations. 展开更多
关键词 CMOS DIFFERENTIAL floating-gate Semi-floating-gate KEEPER RECHARGE ULTRA Low Voltage High Speed Monte-Carlo CADENCE STM 90 nm
下载PDF
上一页 1 下一页 到第
使用帮助 返回顶部