期刊文献+
共找到2篇文章
< 1 >
每页显示 20 50 100
High common mode rejection ratio InP 90°optical hybrid in ultra-broadband at 60 nm with deep-rigded waveguide based on×4 MMI coupler 被引量:1
1
作者 陆子晴 韩勤 +3 位作者 叶焓 王帅 肖峰 肖帆 《Chinese Physics B》 SCIE EI CAS CSCD 2020年第5期265-272,共8页
An InP optical 90°hybrid based on a×4 MMI coupler with a deep ridged waveguide is designed and fabricated.The working principle of the 90°hybrid is systematically introduced.Three-dimensional beam ropag... An InP optical 90°hybrid based on a×4 MMI coupler with a deep ridged waveguide is designed and fabricated.The working principle of the 90°hybrid is systematically introduced.Three-dimensional beam ropagation method(3D BPM)is used to optimize the structure parameters of the 90°hybrid.The designed compact structure is demonatrated to have a low excess loss less than-0.15 dB,a high common mode rejection ratio better than 40 dB,and a low relative phase deviation less than±2.5°.The designed hybrid is manufactured on a sandwitched structure deposited on an InP substrate.The measured results show that the common mode rejection ratios are larger than 20 dB in a range from 1520 nm to 1580 nm.The phase deviations are less than±5°in a range from 1545 nm to 1560 nm and less than±7°across the C band.The designed 90°optical hybrid is suitable well for realizing miniaturization,high-properties,and high bandwidth of coherent receiver. 展开更多
关键词 90°hybrid ×4 MMI coupler deep ridge high common mode rejection ratio
下载PDF
An extremely low power voltage reference with high PSRR for power-aware ASICs
2
作者 段吉海 邓东宇 +1 位作者 徐卫林 韦保林 《Journal of Semiconductors》 EI CAS CSCD 2015年第9期131-135,共5页
An extremely low power voltage reference without resistors is presented for power-aware ASICs. In order to reduce the power dissipation, an Oguey current reference source is used to reduce the static current; a cascod... An extremely low power voltage reference without resistors is presented for power-aware ASICs. In order to reduce the power dissipation, an Oguey current reference source is used to reduce the static current; a cascode current mirror is used to increase the power supply rejection ratio (PSRR) and reduce the line sensitivity of the circuit. The voltage reference is fabricated in SMIC 0.18μm CMOS process. The measured results for the voltage reference demonstrate that the temperature coefficient of the voltage is 66 ppm/℃ in a range from 25 to 100 ℃. The line sensitivity is 0.9% in a supply voltage range of 1.8 to 3,3 V, and PSRR is -49 dB at 100 Hz. The power dissipation is 200 nW. The chip area is 0.01 mm2. The circuit can be used as an elementary circuit block for power-aware ASICs. 展开更多
关键词 ASICS extremely low power dissipation high power supply rejection ratio voltage reference source
原文传递
上一页 1 下一页 到第
使用帮助 返回顶部