期刊文献+
共找到1篇文章
< 1 >
每页显示 20 50 100
An efficient hardware design for HDTV H.264/AVC encoder
1
作者 Liang WEI 《Journal of Zhejiang University-Science C(Computers and Electronics)》 SCIE EI 2011年第6期499-506,共8页
This paper presents a hardware efficient high definition television (HDTV) encoder for H.264/AVC. We use a two-level mode decision (MD) mechanism to reduce the complexity and maintain the performance, and design a sha... This paper presents a hardware efficient high definition television (HDTV) encoder for H.264/AVC. We use a two-level mode decision (MD) mechanism to reduce the complexity and maintain the performance, and design a sharable architecture for normal mode fractional motion estimation (NFME), special mode fractional motion estimation (SFME), and luma motion compensation (LMC), to decrease the hardware cost. Based on these technologies, we adopt a four-stage macro-block pipeline scheme using an efficient memory management strategy for the system, which greatly reduces on-chip memory and bandwidth requirements. The proposed encoder uses about 1126k gates with an average Bjontegaard-Delta peak signal-to-noise ratio (BD-PSNR) decrease of 0.5 dB, compared with JM15.0. It can fully satisfy the real-time video encoding for 1080p@30 frames/s of H.264/AVC high profile. 展开更多
关键词 H.264/AVC high-definition television (HDTV) HARDWARE ARCHITECTURE ENCODER
原文传递
上一页 1 下一页 到第
使用帮助 返回顶部