Atoms constructing an interconnecting metal line in a semiconductor device are transported by electron flow in high density. This phenomenon is called electromigration, which may cause the line failure. In order to ch...Atoms constructing an interconnecting metal line in a semiconductor device are transported by electron flow in high density. This phenomenon is called electromigration, which may cause the line failure. In order to characterize the electromigration failure, a comparison study is carded out with some typical phenomena treated by fracture mechanics for thin and large structures. An example of thin structures, which have been treated by fracture mechanics, is silica opti- cal fibers for communication systems. The damage growth in a metal line by electromigration is characterized in compar- ison with the crack growth in a silica optical fiber subjected to static fatigue. Also a brief comparison is made between the electromigration failure and some fracture phenomena in large structures.展开更多
As the feature size of the CMOS integrated circuit continues to shrink, the more and more serious scattering effect has a serious impact on interconnection performance, such as delay and bandwidth. Based on the impact...As the feature size of the CMOS integrated circuit continues to shrink, the more and more serious scattering effect has a serious impact on interconnection performance, such as delay and bandwidth. Based on the impact of the scattering effect on latency and bandwidth, this paper first presents the quality-factor model which optimises latency and bandwidth effectively with the consideration of the scattering effect. Then we obtain the analytical model of line width and spacing with application of curve-fitting method. The proposed model has been verified and compared based on the nano-scale CMOS technology. This optimisation model algorithm is simple and can be applied to the interconnection system optimal design of nano-scale integrated circuits.展开更多
As the feature size of the CMOS integrated circuit continues to shrink, process variations have become a key factor affecting the interconnect performance. Based on the equivalent Elmore model and the use of the polyn...As the feature size of the CMOS integrated circuit continues to shrink, process variations have become a key factor affecting the interconnect performance. Based on the equivalent Elmore model and the use of the polynomial chaos theory and the Galerkin method, we propose a linear statistical RCL interconnect delay model, taking into account process variations by successive application of the linear approximation method. Based on a variety of nano-CMOS process parameters, HSPICE simulation results show that the maximum error of the proposed model is less than 3.5%. The proposed model is simple, of high precision, and can be used in the analysis and design of nanometer integrated circuit interconnect systems.展开更多
文摘Atoms constructing an interconnecting metal line in a semiconductor device are transported by electron flow in high density. This phenomenon is called electromigration, which may cause the line failure. In order to characterize the electromigration failure, a comparison study is carded out with some typical phenomena treated by fracture mechanics for thin and large structures. An example of thin structures, which have been treated by fracture mechanics, is silica opti- cal fibers for communication systems. The damage growth in a metal line by electromigration is characterized in compar- ison with the crack growth in a silica optical fiber subjected to static fatigue. Also a brief comparison is made between the electromigration failure and some fracture phenomena in large structures.
基金supported by the National Natural Science Foundation of China (Grant Nos.60725415 and 60971066)the National High-tech Program (Grant Nos.2009AA01Z258 and 2009AA01Z260)the National Key Lab Foundation (Grant No.ZHD200904)
文摘As the feature size of the CMOS integrated circuit continues to shrink, the more and more serious scattering effect has a serious impact on interconnection performance, such as delay and bandwidth. Based on the impact of the scattering effect on latency and bandwidth, this paper first presents the quality-factor model which optimises latency and bandwidth effectively with the consideration of the scattering effect. Then we obtain the analytical model of line width and spacing with application of curve-fitting method. The proposed model has been verified and compared based on the nano-scale CMOS technology. This optimisation model algorithm is simple and can be applied to the interconnection system optimal design of nano-scale integrated circuits.
基金Project supported by the National Natural Science Foundation of China(Grant Nos.60725415 and 60971066)the National Science&Technology Important Project of China(Grant No.2009ZX01034-002-001-005)The National Key Laboratory Foundation(Grant No.ZHD200904)
文摘As the feature size of the CMOS integrated circuit continues to shrink, process variations have become a key factor affecting the interconnect performance. Based on the equivalent Elmore model and the use of the polynomial chaos theory and the Galerkin method, we propose a linear statistical RCL interconnect delay model, taking into account process variations by successive application of the linear approximation method. Based on a variety of nano-CMOS process parameters, HSPICE simulation results show that the maximum error of the proposed model is less than 3.5%. The proposed model is simple, of high precision, and can be used in the analysis and design of nanometer integrated circuit interconnect systems.
