期刊文献+
共找到1篇文章
< 1 >
每页显示 20 50 100
Universal GALS Platform and Evaluation Methodology for Networks-on-Chip
1
作者 林世俊 苏厉 +1 位作者 金德鹏 曾烈光 《Tsinghua Science and Technology》 SCIE EI CAS 2009年第2期176-182,共7页
A networks-on-chip (NoC) cost-effective design method was given based on the globallyasynchronous locally-synchronous (GALS) interconnect structure. In this method, the synchronous mode was used to transmit data a... A networks-on-chip (NoC) cost-effective design method was given based on the globallyasynchronous locally-synchronous (GALS) interconnect structure. In this method, the synchronous mode was used to transmit data among routers, network interface (NI), and intellectual property (IP) via a synchronous circuit. Compared with traditional methods of implementing GALS, this method greatly reduces the transmission latency and is compatible with existing very large scale integration (VLSI) design tools. The platform designed based on the method can support two kinds of packetizing mechanisms, any topology, several kinds of traffic, and many configurable parameters such as the number of virtual channels, thus the platform is universal. An NoC evaluation methodology is given with a case study showing that the platform and evaluation methodology work well. 展开更多
关键词 network-on-chip (NoC) globally-asynchronous locally-synchronous (GALS) WORMHOLE evaluation methodology
原文传递
上一页 1 下一页 到第
使用帮助 返回顶部