A novel loss compensation technique for a series-shunt single-pole double-throw （SPDT） switch is pre- sented operating in the 60 GHz. The feed-forward compensation network which is composed of an NMOS, a couple capa...A novel loss compensation technique for a series-shunt single-pole double-throw （SPDT） switch is pre- sented operating in the 60 GHz. The feed-forward compensation network which is composed of an NMOS, a couple capacitance and a shunt inductance can reduce the impact of the feed forward capacitance to reduce the insertion loss and improve the isolation of the SPDT switch. The measured insertion loss and isolation characteristics of the switch somewhat deviating from the 60 GHz are analyzed revealing that the inaccuracy of the MOS model can greatly degrade the performance of the switch. The switch is implemented in TSMC 90-nm CMOS process and exhibits an isolation of above 27 dB at transmitter mode, and the insertion loss of 1.8-3 dB at 30--65 GHz by layout simulation. The measured insertion loss is 2.45 dB at 52 GHz and keeps 〈 4 dB at 30-64 GHz. The measured isolation is better than 25 dB at 30--64 GHz and the measured return loss is better than 10 dB at 30-65 GHz. A measured input 1 dB gain compression point of the switch is 13 dBm at 52 GHz and 15 dBm at 60 GHz. The simulated switching speed with rise time and fall time are 720 and 520 ps, respectively. The active chip size of the proposed switch is 0.5 × 0.95 mm2.展开更多
基金supported by the National Natural Science Foundation of China(Nos.6133100661372021)
文摘A novel loss compensation technique for a series-shunt single-pole double-throw （SPDT） switch is pre- sented operating in the 60 GHz. The feed-forward compensation network which is composed of an NMOS, a couple capacitance and a shunt inductance can reduce the impact of the feed forward capacitance to reduce the insertion loss and improve the isolation of the SPDT switch. The measured insertion loss and isolation characteristics of the switch somewhat deviating from the 60 GHz are analyzed revealing that the inaccuracy of the MOS model can greatly degrade the performance of the switch. The switch is implemented in TSMC 90-nm CMOS process and exhibits an isolation of above 27 dB at transmitter mode, and the insertion loss of 1.8-3 dB at 30--65 GHz by layout simulation. The measured insertion loss is 2.45 dB at 52 GHz and keeps 〈 4 dB at 30-64 GHz. The measured isolation is better than 25 dB at 30--64 GHz and the measured return loss is better than 10 dB at 30-65 GHz. A measured input 1 dB gain compression point of the switch is 13 dBm at 52 GHz and 15 dBm at 60 GHz. The simulated switching speed with rise time and fall time are 720 and 520 ps, respectively. The active chip size of the proposed switch is 0.5 × 0.95 mm2.
