A low specific on-resistance SOI LDMOS with a novel junction field plate

A low specific on-resistance SO1 LDMOS with a novel junction field plate （JFP） is proposed and investigated theo- retically. The most significant feature of the JFP LDMOS is a PP-N junction field plate instead of a metal field plate. The unique structure not only yields charge compensation between the JFP and the drift region, but also modulates the surface electric field. In addition, a trench gate extends to the buffed oxide layer （BOX） and thus widens the vertical conduction area. As a result, the breakdown voltage （BV） is improved and the specific on-resistance （Ron,sp） is decreased significantly. It is demonstrated that the BV of 306 V and the Ron,sp of 7.43 mΩ.cm2 are obtained for the JFP LDMOS. Compared with those of the conventional LDMOS with the same dimensional parameters, the BV is improved by 34.8%, and the Ron,sp is decreased by 56.6% simultaneously. The proposed JFP LDMOS exhibits significant superiority in terms of the trade-off between BV and Ron,sp. The novel JFP technique offers an alternative technique to achieve high blocking voltage and large current capacity for power devices.

Ultra-low specific on-resistance vertical double-diffused metal-oxide semiconductor with a high-k dielectric-filled extended trench

An ultra-low specific on-resistance trench gate vertical double-diffused metal-oxide semiconductor with a high-k dielectric-filled extended trench（HK TG VDMOS） is proposed in this paper.The HK TG VDMOS features a high-k（HK） trench below the trench gate.Firstly,the extended HK trench not only causes an assistant depletion of the n-drift region,but also optimizes the electric field,which therefore reduces Ron,sp and increases the breakdown voltage（BV）.Secondly,the extended HK trench weakens the sensitivity of BV to the n-drift doping concentration.Thirdly,compared with the superjunction（SJ） vertical double-diffused metal-oxide semiconductor（VDMOS）,the new device is simplified in fabrication by etching and filling the extended trench.The HK TG VDMOS with BV = 172 V and Ron,sp = 0.85 mΩ·cm2 is obtained by simulation;its Ron,sp is reduced by 67% and 40% and its BV is increased by about 15% and 5%,in comparison with those of the conventional trench gate VDMOS（TG VDMOS） and conventional superjunction trench gate VDMOS（SJ TG CDMOS）.

Dual-gate lateral double-diffused metal—oxide semiconductor with ultra-low specific on-resistance

A new high voltage trench lateral double-diffused metal–oxide semiconductor （LDMOS） with ultra-low specific onresistance （R on,sp ） is proposed. The structure features a dual gate （DG LDMOS）： a planar gate and a trench gate inset in the oxide trench. Firstly, the dual gate can provide a dual conduction channel and reduce R on,sp dramatically. Secondly, the oxide trench in the drift region modulates the electric field distribution and reduces the cell pitch but still can maintain comparable breakdown voltage （BV）. Simulation results show that the cell pitch of the DG LDMOS can be reduced by 50% in comparison with that of conventional LDMOS at the equivalent BV; furthermore, R on,sp of the DG LDMOS can be reduced by 67% due to the smaller cell pitch and the dual gate.

Ultra-low specific on-resistance high-voltage vertical double diffusion metal–oxide–semiconductor field-effect transistor with continuous electron accumulation layer

A new ultra-low specific on-resistance （Ron,sp） vertical double diffusion metal-oxide-semiconductor field-effect tran- sistor （VDMOS） with continuous electron accumulation （CEA） layer, denoted as CEA-VDMOS, is proposed and its new current transport mechanism is investigated. It features a trench gate directly extended to the drain, which includes two PN junctions. In on-state, the electron accumulation layers are formed along the sides of the extended gate and introduce two continuous low-resistance current paths from the source to the drain in a cell pitch. This mechanism not only dramatically reduces the Ron,sp but also makes the Ron,sp almost independent of the n-pillar doping concentration （Am）. In off-state, the depletion between the n-pillar and p-pillar within the extended trench gate increases the Nn, and further reduces the Ron,sp. Especially, the two PNjunctions within the trench gate support a high gate--drain voltage in the off-state and on-state, re- spectively. However, the extended gate increases the gate capacitance and thus weakens the dynamic performance to some extent. Therefore, the CEA-VDMOS is more suitable for low and medium frequencies application. Simulation indicates that the CEA-VDMOS reduces the Ron,sp by 80% compared with the conventional super-junction VDMOS （CSJ-VDMOS） at the same high breakdown voltage （BV）.

Closed-form breakdown voltage/specific on-resistance model using charge superposition technique for vertical power double-diffused metal–oxide–semiconductor device with high-κ insulator

An improved vertical power double-diffused metal–oxide–semiconductor（DMOS） device with a p-region（P1） and high-κ insulator vertical double-diffusion metal–oxide–semiconductor（HKP-VDMOS） is proposed to achieve a better performance on breakdown voltage（BV）/specific on-resistance（Ron,sp） than conventional VDMOS with a high-κ insulator（CHK-VDMOS）.The main mechanism is that with the introduction of the P-region,an extra electric field peak is generated in the drift region of HKP-VDMOS to enhance the breakdown voltage.Due to the assisted depletion effect of this p-region,the specific on-resistance of the device could be reduced because of the high doping density of the N-type drift region.Meanwhile,based on the superposition of the depleted charges,a closed-form model for electric field/breakdown voltage is generally derived,which is in good agreement with the simulation result within 10% of error.An HKP-VDMOS device with a breakdown voltage of 600 V,a reduced specific on-resistance of 11.5 Ωm·cm^2 and a figure of merit（FOM）（BV^2/Ron,sp）of 31.2 MW·cm^-2 shows a substantial improvement compared with the CHK-VDMOS device.

Low specific on-resistance GaN-based vertical heterostructure field effect transistors with nonuniform doping superjunctions

A novel Ga N-based vertical heterostructure field effect transistor（HFET） with nonuniform doping superjunctions（non-SJ HFET） is proposed and studied by Silvaco-ATLAS,for minimizing the specific on-resistance（RonA） at no expense of breakdown voltage（BV）.The feature of non-SJ HFET lies in the nonuniform doping concentration from top to bottom in the n-and p-pillars,which is different from that of the conventional Ga N-based vertical HFET with uniform doping superjunctions（un-SJ HFET）.A physically intrinsic mechanism for the nonuniform doping superjunction（non-SJ） to further reduce RonA at no expense of BV is investigated and revealed in detail.The design,related to the structure parameters of non-SJ,is optimized to minimize the RonA on the basis of the same BV as that of un-SJ HFET.Optimized simulation results show that the reduction in RonA depends on the doping concentrations and thickness values of the light and heavy doping parts in non-SJ.The maximum reduction of more than 51% in RonA could be achieved with a BV of 1890 V.These results could demonstrate the superiority of non-SJ HFET in minimizing RonA and provide a useful reference for further developing the Ga N-based vertical HFETs.

Novel high- with low specific on-resistance high voltage lateral double-diffused MOSFET

A novel voltage-withstand substrate with high-K（HK, k 〉 3.9, k is the relative permittivity） dielectric and low specific on-resistance（Ron,sp） bulk-silicon, high-voltage LDMOS（HKLR LDMOS）is proposed in this paper. The high-K dielectric and highly doped interface N＋-layer are made in bulk silicon to reduce the surface field drift region. The high-K dielectric can fully assist in depleting the drift region to increase the drift doping concentration（Nd） and reshape the electric field distribution. The highly doped N＋-layer under the high-K dielectric acts as a low resistance path to reduce the Ron,sp. The new device with the high breakdown voltage（BV）, the low Ron,sp, and the excellent figure of merit（FOM = BV^2/Ron,sp） is obtained. The BV of HKLR LDMOS is 534 V, Ron,sp is 70.6 m？·cm^2, and FOM is 4.039 MW·cm^（-2）.

A low specific on-resistance SOI MOSFET with dual gates and a recessed drain

A low specific on-resistance（Ron,sp） integrable silicon-on-insulator（SOI） metal-oxide semiconductor field-effect transistor（MOSFET） is proposed and investigated by simulation.The MOSFET features a recessed drain as well as dual gates,which consist of a planar gate and a trench gate extended to the buried oxide layer（BOX）（DGRD MOSFET）.First,the dual gates form dual conduction channels,and the extended trench gate also acts as a field plate to improve the electric field distribution.Second,the combination of the trench gate and the recessed drain widens the vertical conduction area and shortens the current path.Third,the P-type top layer not only enhances the drift doping concentration but also modulates the surface electric field distributions.All of these sharply reduce Ron,sp and maintain a high breakdown voltage（BV）.The BV of 233 V and Ron,sp of 4.151 mΩ·cm2（VGS = 15 V） are obtained for the DGRD MOSFET with 15-μm half-cell pitch.Compared with the trench gate SOI MOSFET and the conventional MOSFET,Ron,sp of the DGRD MOSFET decreases by 36% and 33% with the same BV,respectively.The trench gate extended to the BOX synchronously acts as a dielectric isolation trench,simplifying the fabrication processes.

An ultra-low specific on-resistance trench LDMOS with a U-shaped gate and accumulation layer

An ultra-low specific on-resistance （Ron,sp） oxide trench-type silicon-on-insulator （SOI） lateral double-diffusion metal-oxide semiconductor （LDMOS） with an enhanced breakdown voltage （BV） is proposed and investigated by simulation. There are two key features in the proposed device： one is a U-shaped gate around the oxide trench, which extends from source to drain （UG LDMOS）; the other is an N pillar and P pillar located in the trench sidewall. In the on-state, electrons accumulate along the U-shaped gate, providing a continuous low resistance current path from source to drain. The Ron,sp is thus greatly reduced and almost independent of the drift region doping concentration. In the off-state, the N and P pillars not only enhance the electric field （E-field） strength of the trench oxide, but also improve the E-field distribution in the drift region, leading to a significant improvement in the BV. The BV of 662 V and Ron,sp of 12.4 mΩ.cm2 are achieved for the proposed UG LDMOS. The BV is increased by 88.6% and the Ron,sp is reduced by 96.4%, compared with those of the conventional trench LDMOS （CT LDMOS）, realizing the state-of-the-art trade-off between BV and Ron,sp.

Ultralow Specific on-Resistance Trench MOSFET with a U-Shaped Extended Gate

An ultralow specific on-resistance （Ron,sp） trench metal-oxide-semiconductor field effect transistor （MOSFET） with an improved off-state breakdown voltage （BV） is proposed. It features a U-shaped gate around the drift region and an oxide trench inserted in the drift region （UG MOSFET）. In the on-state, the U-shaped gate induces a high density electron accumulation layer along its sidewall, which provides a low-resistance current path from the source to the drain, realizing an ultralow Ron,sp. The value of Ron,sp is almost independent of the drift doping concentration, and thus the UG MOSFET breaks through the contradiction relationship between R p and the off-state BV. Moreover, the oxide trench folds the drift region, enabling the UG MOSFET to support a high BV with a shortened cell pitch. The UG MOSFET achieves an Ron,sp of 2 mΩ·cm^2 and an improved BV of 216 V, superior to the best existing state-of-the-art transistors at the same BV level

A Novel Interface-Gate Structure for SOI Power MOSFET to Reduce Specific On-Resistance

A novel silicon-on-insulator （SOI） power metM-oxide-semiconductor field effect transistor with an interface-gate （IG SOI） structure is proposed, in which the trench polysificon gate extends into the buried oxide layer （BOX） at the source side and an IG is formed. Firstly, the IG offers an extra accumulation channel for the carriers. Secondly, the subsidiary depletion effect of the IG results in a higher impurity doping for the drift region. A low specific on-resistance is therefore obtained under the condition of a slightly enhanced breakdown voltage for the IG SOI. The influences of structure parameters on the device performances are investigated. Compared with the conventional trench gate SOI and lateral planar gate SOI, the specific on-resistances of the IG SOI are reduced by 36.66% and 25.32% with the breakdown voltages enhanced by 2.28% and 10.83% at the same SOI layer of 3 μm, BOX of 1 μm, and half-cell pitch of 5.5 μm, respectively.

Ultralow specific ON-resistance high-k LDMOS with vertical field plate

An ultralow specific on-resistance high-k LDMOS with vertical field plate（VFP HK LDMOS） is proposed. The high-k dielectric trench and highly doped interface N＋ layer are made in bulk silicon to reduce the surface field of the drift region in the VFP HK LDMOS. The gate vertical field plate（VFP） pinning in the high-k dielectric trench can modulate the bulk electric field. The high-k dielectric not only provides polarized charges to assist depletion of the drift region, so that the drift region and high-k trench maintain charge balance adaptively,but also can fully assist in depleting the drift region to increase the drift doping concentration and reshape the electric field to avoid premature breakdown. Compared with the conventional structure, the VFP HK LDMOS has the breakdown voltage of 629.1 V at the drift length of 40 μm and the specific on-resistance of 38.4 mΩ·cm^2 at the gate potential of 15 V. Then the power figure of merit is 10.31 MW/cm^2.

Ultralow specific on-resistance high voltage trench SOI LDMOS with enhanced RESURF effect

A RESURF-enhanced high voltage SOl LDMOS （ER-LDMOS） with an ultralow specific on-resistance （Ron, sp） is proposed. The device features an oxide trench in the drift region, a P-pillar at the sidewall of the trench, and a buried P-layer （BPL） under the trench. First, the P-pillar adjacent to the P-body not only acts as a vertical junction termination extension （JTE）, but also forms a vertical reduced surface field （RESURF） structure with the N- drift region. Both of them optimize the bulk electric field distributions and increase the doping concentration of the drift region. Second, the BPL together with the N-drift region and the buried oxide layer （BOX） exhibits a triple- RESURF effect, which further improves the bulk field distributions and the doping concentration. Additionally, multiple-directional depletion is induced owing to the P-pillar, the BPL, and two MIS-like structures consisting of the N-drift region combined with the oxide trench and the BOX. As a result, a significantly enhanced-RESURF effect is achieved, leading to a high breakdown voltage （BV） and a low Ron, sp. Moreover, the oxide trench folds the drift region in the vertical direction, resulting in a reduced cell pitch and thus Ron, sp. Simulated results show that the ER-LDMOS improves BV by 67% and reduces Ron, sp by 91% compared with the conventional trench LDMOS at the same cell pitch.

A 800 V dual conduction paths segmented anode LIGBT with low specific on-resistance and small shift voltage

A dual conduction paths segmented anode lateral insulated-gate bipolar transistor （DSA-LIGBT） which uses triple reduced surface field （RESURF） technology is proposed. Due to the hybrid structures of triple RESURF LDMOS （T-LDMOS） and traditional LIGBT, firstly, a wide p-type anode is beneficial to the small shift voltage （VST） and low specific on-resistance （Ron,sp） when the anode voltage （VA） is larger than VST. Secondly, a wide n-type anode and triple RESURF technology are used to get a low Ron,sp when VA is less than VST. Meanwhile, it can accelerate the extraction of electrons, which brings a low turn-off time （Toff）. Experimental results show that： VST is only 0.9 V, Ron,sp （Ron × Area） are 11.7 and 3.6 Ω · mm^2 when anode voltage VA equals 0.9 and 3 V, respectively, the breakdown voltage reaches to 800 V and Toff is only 450 ns.

A novel multiple super junction power device structure with low specific on-resistance

A novel multiple super junction （MS J） LDMOS power device is proposed to decrease Ron due to lateral and vertical interactions between the N-pillar and P-pillar. In the studied device： multiple layers of SJ are introduced oppositely under surface S J; when compared with 2D-depleting of the conventional super junction （CSJ）, a 3D- depleted effect is formed in the MSJ thanks to vertical electric field modulation; and, current distribution is improved by deep drain, which increases the drift doping concentration and results in a lower on-resistance. The high electric field around the drain region by substrate-assisted depleted effect is reduced due to the charge balance result from the electric field shielding effect of the bottom S J, which causes the uniform electric field in the drift region and the high breakdown voltage. The numerical simulation results indicate that the specific on-resistance of the MSJ device is reduced by 42% compared with that of CSJ device, while maintaining a high breakdown voltage; the cell pitch of the device is 12 μm.

Ultra-low specific on-resistance SOI double-gate trench-type MOSFET

An ultra-low specific on-resistance（R_（on,sp）） silicon-on-insulator（SOI） double-gate trench-type MOSFET （DG trench MOSFET） is proposed.The MOSFET features double gates and an oxide trench：the oxide trench is in the drift region,one trench gate is inset in the oxide trench and one trench gate is extended into the buried oxide.Firstly,the double gates reduce R_（on,sp） by forming dual conduction channels.Secondly,the oxide trench not only folds the drift region,but also modulates the electric field,thereby reducing device pitch and increasing the breakdown voltage（BV）.A BV of 93 V and a R_（on,sp） of 51.8 mΩ·mm^2 is obtained for a DG trench MOSFET with a 3μm half-cell pitch.Compared with a single-gate SOI MOSFET（SG MOSFET） and a single-gate SOI MOSFET with an oxide trench（SG trench MOSFET）,the R_（on,sp） of the DG trench MOSFET decreases by 63.3%and 33.8% at the same BV,respectively.

Efficacy of a Diabetes Specific Nutritional Supplement (DSNS) on Glycemic Response in Prediabetic Adults: A Two-Armed, Open-Labelled Randomized Controlled Study

It is well known that Diabetes Specific Nutritional Supplements (DSNSs) are linked to improved glycemic control in individuals with diabetes. However, data on efficacy of DSNSs in prediabetics is limited. This was a two-armed, open-labelled, randomized controlled six-week study on 199 prediabetics [30 - 65 years;Glycosylated Hemoglobin (HbA1c) 5.7% - 6.4% and/or Fasting Blood Glucose (FBG) 100-125 mg/dl]. Two parallel phases were conducted: Acute Blood Glucose Response (ABGR) and Intervention phase. Prediabetic participants were randomized into test (n = 100) and control (n = 99). The primary objective was to assess the ABGR of DSNS versus an isocaloric snack, measured by incremental Area under the Curve (iAUC). Test and control received 60 g of DSNS and 56 g of isocaloric snack (cornflakes) respectively, both in 250 ml double-toned milk on visit days 1, 15, 29 and 43. Postprandial Blood Glucose (PPG) was estimated at 30, 60, 90, 120, 150 and 180 minutes. During the 4 weeks intervention phase, the test group received DSNS with lifestyle counselling (DSNS + LC) and was compared with the control receiving lifestyle counselling alone (LC alone). Impact was studied on FBG, HbA1C, anthropometry, body composition, blood pressure, nutrient intake, and physical activity. The impact of DSNS was also studied using CGM between two 14-day phases: CGM1 baseline (days 1 - 14) and CGM2 endline (days 28 - 42). DSNS showed significantly lower PPG versus isocaloric snack at 30 (p 12, and chromium were reported by DSNS + LC versus LC alone. No other significant changes were reported between groups. It may be concluded that DSNS may be considered as a snack for prediabetic or hyperglycemic individuals requiring nutritional support for improved glycemic control.

Design of Fully Automatic Specification Selection System for Resistance Welding Equipment

A system for fully automatic selection of welding specifications in resistance welding equipment has been developed to address the problem of workers frequently choosing the wrong specifications during manual welding of multiple parts on a single machine in automobile factories. The system incorporates an automatic recognition system for different workpiece materials using the added machine fixture,visual detection system for nuts and bolts,and secondary graphical confirmation to ensure the correctness of specification calling. This system achieves reliable,fully automatic selection of welding specifications in resistance welding equipment and has shown significant effects in improving welding quality for massproduced workpieces,while solving the problem of specification calling errors that can occur with traditional methods involving process charts and code adjustments. This system is particularly suitable for promoting applications in manual welding of multiple parts on a single machine in automobile factories,ensuring correct specification calling and welding quality.

Basic regulatory science behind drug substance and drug product specifications of monoclonal antibodies and other protein therapeutics

In this review,we focus on providing basics and examples for each component of the protein therapeutic specifications to interested pharmacists and biopharmaceutical scientists with a goal to strengthen understanding in regulatory science and compliance.Pharmaceutical specifications comprise a list of important quality attributes for testing,references to use for test procedures,and appropriate acceptance criteria for the tests,and they are set up to ensure that when a drug product is administered to a patient,its intended therapeutic benefits and safety can be rendered appropriately.Conformance of drug substance or drug product to the specifications is achieved by testing an article according to the listed tests and analytical methods and obtaining test results that meet the acceptance criteria.Quality attributes are chosen to be tested based on their quality risk,and consideration should be given to the merit of the analytical methods which are associated with the acceptance criteria of the specifications.Acceptance criteria are set forth primarily based on efficacy and safety profiles,with an increasing attention noted for patient-centric specifications.Discussed in this work are related guidelines that support the biopharmaceutical specification setting,how to set the acceptance criteria,and examples of the quality attributes and the analytical methods from 60 articles and 23 pharmacopeial monographs.Outlooks are also explored on process analytical technologies and other orthogonal tools which are on-trend in biopharmaceutical characterization and quality control.

Enhancing Relational Triple Extraction in Specific Domains:Semantic Enhancement and Synergy of Large Language Models and Small Pre-Trained Language Models

In the process of constructing domain-specific knowledge graphs,the task of relational triple extraction plays a critical role in transforming unstructured text into structured information.Existing relational triple extraction models facemultiple challenges when processing domain-specific data,including insufficient utilization of semantic interaction information between entities and relations,difficulties in handling challenging samples,and the scarcity of domain-specific datasets.To address these issues,our study introduces three innovative components:Relation semantic enhancement,data augmentation,and a voting strategy,all designed to significantly improve the model’s performance in tackling domain-specific relational triple extraction tasks.We first propose an innovative attention interaction module.This method significantly enhances the semantic interaction capabilities between entities and relations by integrating semantic information fromrelation labels.Second,we propose a voting strategy that effectively combines the strengths of large languagemodels(LLMs)and fine-tuned small pre-trained language models(SLMs)to reevaluate challenging samples,thereby improving the model’s adaptability in specific domains.Additionally,we explore the use of LLMs for data augmentation,aiming to generate domain-specific datasets to alleviate the scarcity of domain data.Experiments conducted on three domain-specific datasets demonstrate that our model outperforms existing comparative models in several aspects,with F1 scores exceeding the State of the Art models by 2%,1.6%,and 0.6%,respectively,validating the effectiveness and generalizability of our approach.