期刊文献+
共找到3篇文章
< 1 >
每页显示 20 50 100
Optimum Driving System Design for Dual-Motor Pure Electric Vehicles
1
作者 Hongwei Zhang Weichi Chen +4 位作者 Zhuangzhuang Shang Zhifeng Xu Zepeng Gao Yong Chen Hongbin Ren 《Journal of Beijing Institute of Technology》 EI CAS 2020年第4期592-602,共11页
A pure electric vehicle driven by dual motors is taken as the research object and the driving scheme of the driving motor is improved to increase the transmission efficiency of existing electric vehicles.Based on the ... A pure electric vehicle driven by dual motors is taken as the research object and the driving scheme of the driving motor is improved to increase the transmission efficiency of existing electric vehicles.Based on the architecture of the transmission system,we propose vehicle performance parameters and performance indexes of a pure electric vehicle,a time-sharing driving strategy of dual motors.First,the parameters of the battery,motor,and transmission system are matched.Then,the electric vehicle transmission model is built in Amesim and the control strategy is designed in Simulink.With the optimization goal of improving the vehicle’s dynamic performance and driving range,the optimal parameters are determined through analysis.Finally,the characteristics of the motor are tested on the bench.The results show that the energy-saving potential of the timesharing driven double motor is higher,and the driving mileage of the double motor drive is increased by 4%. 展开更多
关键词 pure electric vehicle vehicle powertrain parameter matching time sharing drive
下载PDF
An Achievable Rate Region for the Asynchronous Multiple Access Channel with Feedback 被引量:1
2
作者 XU Cheng qi (Department of Information Engineering, Nanjing University of Posts and Telecommunications, Nanjing 210003,P.R.China) 《The Journal of China Universities of Posts and Telecommunications》 EI CSCD 2000年第3期28-33,共6页
An achievable rate region for the asynchronous multiple access channel with feedback is established through the use of superposition coding, list decoding and time sharing. The calculation results demonstrate that lac... An achievable rate region for the asynchronous multiple access channel with feedback is established through the use of superposition coding, list decoding and time sharing. The calculation results demonstrate that lack of synchronization does not affect the achievable rate region when the code block length tends to infinity, and that if the length of the code word is finite, especially not sufficiently larger than a fixed maximal delay, the asynchronization will cause a loss of the rate region. The amount of such a loss with its explanation for the reason is given, and the difference between the losses for the asynchronous multiple access channel with and without feedback is also discussed in this paper. 展开更多
关键词 multiple user information theory Asynchronous Multiple Access Channel( AMAC ) achievable rate region superposition coding list decoding time sharing
原文传递
Adapting Memory Hierarchies for Emerging Datacenter Interconnects 被引量:1
3
作者 江涛 侯锐 +5 位作者 董建波 柴琳 Sally A. McKee 田斌 张立新 孙凝晖 《Journal of Computer Science & Technology》 SCIE EI CSCD 2015年第1期97-109,共13页
Efficient resource utilization requires that emerging datacenter interconnects support both high performance communication and efficient remote resource sharing. These goals require that the network be more tightly co... Efficient resource utilization requires that emerging datacenter interconnects support both high performance communication and efficient remote resource sharing. These goals require that the network be more tightly coupled with the CPU chips. Designing a new interconnection technology thus requires considering not only the interconnection itself, but also the design of the processors that will rely on it. In this paper, we study memory hierarchy implications for the design of high-speed datacenter interconnects particularly as they affect remote memory access -- and we use PCIe as the vehicle for our investigations. To that end, we build three complementary platforms: a PCIe-interconnected prototype server with which we measure and analyze current bottlenecks; a software simulator that lets us model microarchitectural and cache hierarchy changes; and an FPGA prototype system with a streamlined switchless customized protocol Thunder with which we study hardware optimizations outside the processor. We highlight several architectural modifications to better support remote memory access and communication, and quantify their impact and ]imitations. 展开更多
关键词 high-speed interconnect memory hierarchy time shared memory datacenter network
原文传递
上一页 1 下一页 到第
使用帮助 返回顶部