期刊文献+
共找到1篇文章
< 1 >
每页显示 20 50 100
A 200 mV low leakage current subthreshold SRAM bitcell in a 130 nm CMOS process
1
作者 柏娜 吕白涛 《Journal of Semiconductors》 EI CAS CSCD 2012年第6期95-100,共6页
A low leakage current subthreshold SRAM in 130 nm CMOS technology is proposed for ultra low voltage(200 mV) applications.Almost all of the previous subthreshold works ignore the leakage current in both active and st... A low leakage current subthreshold SRAM in 130 nm CMOS technology is proposed for ultra low voltage(200 mV) applications.Almost all of the previous subthreshold works ignore the leakage current in both active and standby modes.To minimize leakage,a self-adaptive leakage cut off scheme is adopted in the proposed design without any extra dynamic energy dissipation or performance penalty.Combined with buffering circuit and reconfigurable operation,the proposed design ensures both read and standby stability without deteriorating writability in the subthreshold region.Compared to the referenced subthreshold SRAM bitcell,the proposed bitcell shows:(1) a better critical state noise margin,and(2) smaller leakage current in both active and standby modes. Measurement results show that the proposed SRAM functions well at a 200 mV supply voltage with 0.13μW power consumption at 138 kHz frequency. 展开更多
关键词 subthreshold SRAM static noise margin leakage ultra low power
原文传递
上一页 1 下一页 到第
使用帮助 返回顶部