期刊文献+
共找到1篇文章
< 1 >
每页显示 20 50 100
An On-chip Interconnection QoS Verification Platform of Processor of Large Data for Architectural Modeling Analysis 被引量:1
1
作者 Li Qinghua Qin Jilong +2 位作者 Ding Xu Wang Endong Gong Weifeng 《国际计算机前沿大会会议论文集》 2015年第1期126-128,共3页
This paper presents introduction for a QoS verification of on-chip interconnection based on the new progress of the industry, which combined with an AMD processor chip design for big data. Some verification experience... This paper presents introduction for a QoS verification of on-chip interconnection based on the new progress of the industry, which combined with an AMD processor chip design for big data. Some verification experience in architectural modeling and simulation of on-chip interconnection is also introduced in this paper. 展开更多
关键词 INTERCONNECT QOS Verification Modeling MULTIPROCESSOR Computer Architecture Big Data
下载PDF
上一页 1 下一页 到第
使用帮助 返回顶部