期刊文献+
共找到1篇文章
< 1 >
每页显示 20 50 100
Fault Tolerance Limits and Input Stimulus Selection Using an Implemented FPGA-Based Testing System
1
作者 Papakostas K. Dimitrios Pouros P. Sotirios Vassios D. Vassilios 《Journal of Computer and Communications》 2014年第13期18-24,共7页
In this paper, the selection of fault tolerance limits and input stimulus using an implemented adaptive FPGA-based testing system based on a method utilizing wavelet transformation of the current waveforms is presente... In this paper, the selection of fault tolerance limits and input stimulus using an implemented adaptive FPGA-based testing system based on a method utilizing wavelet transformation of the current waveforms is presented. The testing scheme is innovative because it offers the ability of applying different input stimulus signals with respect to the requirements of the examined circuit. Moreover, the method used is simple, offers a single-point test measurement solution and may easily be adapted to test various other analog and mixed-signal systems. Experimental results are presented showing the advantages of the proposed testing scheme. 展开更多
关键词 FAULT Detection EXTERNAL Testing System
下载PDF
上一页 1 下一页 到第
使用帮助 返回顶部